

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Yasuhiko TSUKIKAWA

Serial No.: 09/877,027

Filed: June 11, 2001

o TSUKIKAWA

lo.: 09/877,027 : Group And

June 11, 2001 : Examiner: Linh M. NGUYEN

CONFIGURATION FOR GENERATING A CLOCK INCLUDING A DELAY GROUIT AND METHOD THEREOF For:

**Assistant Commissioner for Patents** Washington, DC 20231

Sir:

The following amendment and remarks are submitted in response to the Official Action mailed October 21, 2002. Please amend the application as follows.

## **IN THE CLAIMS**

Please amend claims 1, 4, 11 and 14 as follows:

1. (Twice Amended) A delay locked loop comprising:

a delay circuit delaying a first clock to output a second clock;

a detector detecting which of said first and second clocks is advanced in a phase; and

a gray code counter using a gray code, responsive to an output of said detector, for

selectively generating one of a signal to increase an amount of delay of said delay circuit and a

signal to decrease said amount of delay of said delay circuit;